			FORM PTO-1449				Atty. Docket No.			Appln. No.	
, <sub>T.</sub>	TOT	ΛP	P DOGIMENTS CITED BY ABBLIC				XA-9485A				
LIST OF DOCUMENTS CITED BY APPLICANT							Applicant				
							Masaya MURANAKA et al.				
							Filing Date Group				
						HEREWITH				Sioup	
U.S. PATENT DOCUMENTS											
Examiner   Document Number   Date							Ame	Class	Sub-	Filing Date	
Initial					<u> </u>				class	rilling bace	
TB		AA	6,560,725 B1	05/2003	Longwell et al.		714	54			
		AB	6,065,146 A	05/2000	Bossh	art,	Patrick	714	754		
		AC	6,236,602 B1	05/2001	Patti	Patti, Robert		365	201		
		AD 4,794,597		12/1988	Ooba et al.		1.	714	703		
		AE	4,758,992 A	07/1988	Taguc	Taguchi, Masao		365	222		
	1	AF									
	/	AG									
		АН									
		AI		†	<del> </del>						
FOREIGN PATENT DOCUMENTS											
Examiner Initial			Document Number Date		Country		Class	Sub-	Translation		
		AJ	11-213659	08/06/99	Japan	<del></del>			class	Abstract	
TB		AK		10/13/95	Japan					Abstract	
		AL	11-007760 A	01/12/99	Japan					Abstract	
_	1	AM									
	Ψ	AN			<u></u>						
		AO			<u> </u>						
		AC	QZHTO.	(facilities out		ا د د	te, pertinent pa			<u> </u>	
		رطت									
	TB	AP	Mano, T.; Yamada, J.; Inoue, J.; Nakajima, S.; Circuit Techniques For A VLSI Memory, IEEE Journal of Solid-State Circuits, Volume: 18								
Issue: 5, October 1983, Pages 463-470											
AQ											
AR											
Examiner /Timothy Bonura/						Date	Considered 10/05/2006				
	INER	: ]	Initial if ref	erence cons	idered,	whe	ther or not	citatio	n is in	conformance	
With Incl	Mrt ude	CODV	09; draw line of this form	through ci	tation. communi	if n catio	ot in confor	rmance a	and not	considered.	